mirror of
https://github.com/outbackdingo/mt76.git
synced 2026-10-24 13:26:48 +00:00
88 lines
2.5 KiB
C
88 lines
2.5 KiB
C
/* SPDX-License-Identifier: ISC */
|
|
/*
|
|
* Copyright (C) 2016 Felix Fietkau <[email protected]>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#include "mt7603.h"
|
|
|
|
void mt7603_set_irq_mask(struct mt7603_dev *dev, u32 clear, u32 set)
|
|
{
|
|
unsigned long flags;
|
|
|
|
spin_lock_irqsave(&dev->mt76.mmio.irq_lock, flags);
|
|
dev->mt76.mmio.irqmask &= ~clear;
|
|
dev->mt76.mmio.irqmask |= set;
|
|
mt76_wr(dev, MT_INT_MASK_CSR, dev->mt76.mmio.irqmask);
|
|
spin_unlock_irqrestore(&dev->mt76.mmio.irq_lock, flags);
|
|
}
|
|
|
|
void mt7603_rx_poll_complete(struct mt76_dev *mdev, enum mt76_rxq_id q)
|
|
{
|
|
struct mt7603_dev *dev = container_of(mdev, struct mt7603_dev, mt76);
|
|
|
|
mt7603_irq_enable(dev, MT_INT_RX_DONE(q));
|
|
}
|
|
|
|
irqreturn_t mt7603_irq_handler(int irq, void *dev_instance)
|
|
{
|
|
struct mt7603_dev *dev = dev_instance;
|
|
u32 intr;
|
|
|
|
intr = mt76_rr(dev, MT_INT_SOURCE_CSR);
|
|
mt76_wr(dev, MT_INT_SOURCE_CSR, intr);
|
|
|
|
if (!test_bit(MT76_STATE_INITIALIZED, &dev->mt76.state))
|
|
return IRQ_NONE;
|
|
|
|
intr &= dev->mt76.mmio.irqmask;
|
|
|
|
if (intr & MT_INT_MAC_IRQ3) {
|
|
u32 hwintr = mt76_rr(dev, MT_HW_INT_STATUS(3));
|
|
|
|
mt76_wr(dev, MT_HW_INT_STATUS(3), hwintr);
|
|
if (hwintr & MT_HW_INT3_PRE_TBTT0)
|
|
tasklet_schedule(&dev->pre_tbtt_tasklet);
|
|
if (hwintr & MT_HW_INT3_TBTT0)
|
|
mt7603_tbtt(dev);
|
|
}
|
|
|
|
if (intr & MT_INT_TX_DONE_ALL) {
|
|
mt7603_irq_disable(dev, MT_INT_TX_DONE_ALL);
|
|
tasklet_schedule(&dev->tx_tasklet);
|
|
}
|
|
|
|
if (intr & MT_INT_RX_DONE(0)) {
|
|
mt7603_irq_disable(dev, MT_INT_RX_DONE(0));
|
|
napi_schedule(&dev->mt76.napi[0]);
|
|
}
|
|
|
|
if (intr & MT_INT_RX_DONE(1)) {
|
|
mt7603_irq_disable(dev, MT_INT_RX_DONE(1));
|
|
napi_schedule(&dev->mt76.napi[1]);
|
|
}
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
u32 mt7603_reg_map(struct mt7603_dev *dev, u32 addr)
|
|
{
|
|
u32 base = addr & GENMASK(31, 19);
|
|
u32 offset = addr & GENMASK(18, 0);
|
|
|
|
mt76_wr(dev, MT_MCU_PCIE_REMAP_2, base);
|
|
|
|
return MT_PCIE_REMAP_BASE_2 + offset;
|
|
}
|