mirror of
https://github.com/outbackdingo/mt76.git
synced 2026-10-24 13:26:48 +00:00
mt76: connac: move HE radiotap parsing in connac module
HE radiotap parsing code is shared between connac2 devices. Signed-off-by: Lorenzo Bianconi <[email protected]> Signed-off-by: Felix Fietkau <[email protected]>
This commit is contained in:
committed by
Felix Fietkau
parent
f1f46d3b4b
commit
cae61112ef
@@ -116,58 +116,6 @@ enum rx_pkt_type {
|
||||
|
||||
#define MT_RXD9_HT_CONTROL GENMASK(31, 0)
|
||||
|
||||
/* P-RXV */
|
||||
#define MT_PRXV_TX_RATE GENMASK(6, 0)
|
||||
#define MT_PRXV_TX_DCM BIT(4)
|
||||
#define MT_PRXV_TX_ER_SU_106T BIT(5)
|
||||
#define MT_PRXV_NSTS GENMASK(9, 7)
|
||||
#define MT_PRXV_TXBF BIT(10)
|
||||
#define MT_PRXV_HT_AD_CODE BIT(11)
|
||||
#define MT_PRXV_HE_RU_ALLOC_L GENMASK(31, 28)
|
||||
#define MT_PRXV_HE_RU_ALLOC_H GENMASK(3, 0)
|
||||
#define MT_PRXV_RCPI3 GENMASK(31, 24)
|
||||
#define MT_PRXV_RCPI2 GENMASK(23, 16)
|
||||
#define MT_PRXV_RCPI1 GENMASK(15, 8)
|
||||
#define MT_PRXV_RCPI0 GENMASK(7, 0)
|
||||
#define MT_PRXV_HT_SHORT_GI GENMASK(16, 15)
|
||||
#define MT_PRXV_HT_STBC GENMASK(23, 22)
|
||||
#define MT_PRXV_TX_MODE GENMASK(27, 24)
|
||||
#define MT_PRXV_FRAME_MODE GENMASK(14, 12)
|
||||
#define MT_PRXV_DCM BIT(17)
|
||||
#define MT_PRXV_NUM_RX BIT(20, 18)
|
||||
|
||||
/* C-RXV */
|
||||
#define MT_CRXV_HT_STBC GENMASK(1, 0)
|
||||
#define MT_CRXV_TX_MODE GENMASK(7, 4)
|
||||
#define MT_CRXV_FRAME_MODE GENMASK(10, 8)
|
||||
#define MT_CRXV_HT_SHORT_GI GENMASK(14, 13)
|
||||
#define MT_CRXV_HE_LTF_SIZE GENMASK(18, 17)
|
||||
#define MT_CRXV_HE_LDPC_EXT_SYM BIT(20)
|
||||
#define MT_CRXV_HE_PE_DISAMBIG BIT(23)
|
||||
#define MT_CRXV_HE_NUM_USER GENMASK(30, 24)
|
||||
#define MT_CRXV_HE_UPLINK BIT(31)
|
||||
#define MT_CRXV_HE_RU0 GENMASK(7, 0)
|
||||
#define MT_CRXV_HE_RU1 GENMASK(15, 8)
|
||||
#define MT_CRXV_HE_RU2 GENMASK(23, 16)
|
||||
#define MT_CRXV_HE_RU3 GENMASK(31, 24)
|
||||
|
||||
#define MT_CRXV_HE_MU_AID GENMASK(30, 20)
|
||||
|
||||
#define MT_CRXV_HE_SR_MASK GENMASK(11, 8)
|
||||
#define MT_CRXV_HE_SR1_MASK GENMASK(16, 12)
|
||||
#define MT_CRXV_HE_SR2_MASK GENMASK(20, 17)
|
||||
#define MT_CRXV_HE_SR3_MASK GENMASK(24, 21)
|
||||
|
||||
#define MT_CRXV_HE_BSS_COLOR GENMASK(5, 0)
|
||||
#define MT_CRXV_HE_TXOP_DUR GENMASK(12, 6)
|
||||
#define MT_CRXV_HE_BEAM_CHNG BIT(13)
|
||||
#define MT_CRXV_HE_DOPPLER BIT(16)
|
||||
|
||||
#define MT_CRXV_SNR GENMASK(18, 13)
|
||||
#define MT_CRXV_FOE_LO GENMASK(31, 19)
|
||||
#define MT_CRXV_FOE_HI GENMASK(6, 0)
|
||||
#define MT_CRXV_FOE_SHIFT 13
|
||||
|
||||
enum tx_port_idx {
|
||||
MT_TX_PORT_IDX_LMAC,
|
||||
MT_TX_PORT_IDX_MCU
|
||||
|
||||
Reference in New Issue
Block a user