mirror of
https://github.com/outbackdingo/mt76.git
synced 2026-10-24 13:26:48 +00:00
Lorenzo BianconiandFelix Fietkau
cae61112ef
HE radiotap parsing code is shared between connac2 devices. Signed-off-by: Lorenzo Bianconi <[email protected]> Signed-off-by: Felix Fietkau <[email protected]>
241 lines
6.6 KiB
C
241 lines
6.6 KiB
C
/* SPDX-License-Identifier: ISC */
|
|
/* Copyright (C) 2020 MediaTek Inc. */
|
|
|
|
#ifndef __MT7915_MAC_H
|
|
#define __MT7915_MAC_H
|
|
|
|
#include "../mt76_connac2_mac.h"
|
|
|
|
#define MT_CT_PARSE_LEN 72
|
|
#define MT_CT_DMA_BUF_NUM 2
|
|
|
|
#define MT_RXD0_LENGTH GENMASK(15, 0)
|
|
#define MT_RXD0_PKT_TYPE GENMASK(31, 27)
|
|
|
|
#define MT_RXD0_NORMAL_ETH_TYPE_OFS GENMASK(22, 16)
|
|
#define MT_RXD0_NORMAL_IP_SUM BIT(23)
|
|
#define MT_RXD0_NORMAL_UDP_TCP_SUM BIT(24)
|
|
|
|
enum rx_pkt_type {
|
|
PKT_TYPE_TXS,
|
|
PKT_TYPE_TXRXV,
|
|
PKT_TYPE_NORMAL,
|
|
PKT_TYPE_RX_DUP_RFB,
|
|
PKT_TYPE_RX_TMR,
|
|
PKT_TYPE_RETRIEVE,
|
|
PKT_TYPE_TXRX_NOTIFY,
|
|
PKT_TYPE_RX_EVENT,
|
|
PKT_TYPE_RX_FW_MONITOR = 0x0c,
|
|
PKT_TYPE_TXRX_NOTIFY_V0 = 0x18,
|
|
};
|
|
|
|
/* RXD DW1 */
|
|
#define MT_RXD1_NORMAL_WLAN_IDX GENMASK(9, 0)
|
|
#define MT_RXD1_NORMAL_GROUP_1 BIT(11)
|
|
#define MT_RXD1_NORMAL_GROUP_2 BIT(12)
|
|
#define MT_RXD1_NORMAL_GROUP_3 BIT(13)
|
|
#define MT_RXD1_NORMAL_GROUP_4 BIT(14)
|
|
#define MT_RXD1_NORMAL_GROUP_5 BIT(15)
|
|
#define MT_RXD1_NORMAL_SEC_MODE GENMASK(20, 16)
|
|
#define MT_RXD1_NORMAL_KEY_ID GENMASK(22, 21)
|
|
#define MT_RXD1_NORMAL_CM BIT(23)
|
|
#define MT_RXD1_NORMAL_CLM BIT(24)
|
|
#define MT_RXD1_NORMAL_ICV_ERR BIT(25)
|
|
#define MT_RXD1_NORMAL_TKIP_MIC_ERR BIT(26)
|
|
#define MT_RXD1_NORMAL_FCS_ERR BIT(27)
|
|
#define MT_RXD1_NORMAL_BAND_IDX BIT(28)
|
|
#define MT_RXD1_NORMAL_SPP_EN BIT(29)
|
|
#define MT_RXD1_NORMAL_ADD_OM BIT(30)
|
|
#define MT_RXD1_NORMAL_SEC_DONE BIT(31)
|
|
|
|
/* RXD DW2 */
|
|
#define MT_RXD2_NORMAL_BSSID GENMASK(5, 0)
|
|
#define MT_RXD2_NORMAL_CO_ANT BIT(6)
|
|
#define MT_RXD2_NORMAL_BF_CQI BIT(7)
|
|
#define MT_RXD2_NORMAL_MAC_HDR_LEN GENMASK(12, 8)
|
|
#define MT_RXD2_NORMAL_HDR_TRANS BIT(13)
|
|
#define MT_RXD2_NORMAL_HDR_OFFSET GENMASK(15, 14)
|
|
#define MT_RXD2_NORMAL_TID GENMASK(19, 16)
|
|
#define MT_RXD2_NORMAL_MU_BAR BIT(21)
|
|
#define MT_RXD2_NORMAL_SW_BIT BIT(22)
|
|
#define MT_RXD2_NORMAL_AMSDU_ERR BIT(23)
|
|
#define MT_RXD2_NORMAL_MAX_LEN_ERROR BIT(24)
|
|
#define MT_RXD2_NORMAL_HDR_TRANS_ERROR BIT(25)
|
|
#define MT_RXD2_NORMAL_INT_FRAME BIT(26)
|
|
#define MT_RXD2_NORMAL_FRAG BIT(27)
|
|
#define MT_RXD2_NORMAL_NULL_FRAME BIT(28)
|
|
#define MT_RXD2_NORMAL_NDATA BIT(29)
|
|
#define MT_RXD2_NORMAL_NON_AMPDU BIT(30)
|
|
#define MT_RXD2_NORMAL_BF_REPORT BIT(31)
|
|
|
|
/* RXD DW3 */
|
|
#define MT_RXD3_NORMAL_RXV_SEQ GENMASK(7, 0)
|
|
#define MT_RXD3_NORMAL_CH_FREQ GENMASK(15, 8)
|
|
#define MT_RXD3_NORMAL_ADDR_TYPE GENMASK(17, 16)
|
|
#define MT_RXD3_NORMAL_U2M BIT(0)
|
|
#define MT_RXD3_NORMAL_HTC_VLD BIT(0)
|
|
#define MT_RXD3_NORMAL_TSF_COMPARE_LOSS BIT(19)
|
|
#define MT_RXD3_NORMAL_BEACON_MC BIT(20)
|
|
#define MT_RXD3_NORMAL_BEACON_UC BIT(21)
|
|
#define MT_RXD3_NORMAL_AMSDU BIT(22)
|
|
#define MT_RXD3_NORMAL_MESH BIT(23)
|
|
#define MT_RXD3_NORMAL_MHCP BIT(24)
|
|
#define MT_RXD3_NORMAL_NO_INFO_WB BIT(25)
|
|
#define MT_RXD3_NORMAL_DISABLE_RX_HDR_TRANS BIT(26)
|
|
#define MT_RXD3_NORMAL_POWER_SAVE_STAT BIT(27)
|
|
#define MT_RXD3_NORMAL_MORE BIT(28)
|
|
#define MT_RXD3_NORMAL_UNWANT BIT(29)
|
|
#define MT_RXD3_NORMAL_RX_DROP BIT(30)
|
|
#define MT_RXD3_NORMAL_VLAN2ETH BIT(31)
|
|
|
|
/* RXD DW4 */
|
|
#define MT_RXD4_NORMAL_PAYLOAD_FORMAT GENMASK(1, 0)
|
|
#define MT_RXD4_FIRST_AMSDU_FRAME GENMASK(1, 0)
|
|
#define MT_RXD4_MID_AMSDU_FRAME BIT(1)
|
|
#define MT_RXD4_LAST_AMSDU_FRAME BIT(0)
|
|
|
|
#define MT_RXD4_NORMAL_PATTERN_DROP BIT(9)
|
|
#define MT_RXD4_NORMAL_CLS BIT(10)
|
|
#define MT_RXD4_NORMAL_OFLD GENMASK(12, 11)
|
|
#define MT_RXD4_NORMAL_MAGIC_PKT BIT(13)
|
|
#define MT_RXD4_NORMAL_WOL GENMASK(18, 14)
|
|
#define MT_RXD4_NORMAL_CLS_BITMAP GENMASK(28, 19)
|
|
#define MT_RXD3_NORMAL_PF_MODE BIT(29)
|
|
#define MT_RXD3_NORMAL_PF_STS GENMASK(31, 30)
|
|
|
|
#define MT_RXV_HDR_BAND_IDX BIT(24)
|
|
|
|
/* RXD GROUP4 */
|
|
#define MT_RXD6_FRAME_CONTROL GENMASK(15, 0)
|
|
#define MT_RXD6_TA_LO GENMASK(31, 16)
|
|
|
|
#define MT_RXD7_TA_HI GENMASK(31, 0)
|
|
|
|
#define MT_RXD8_SEQ_CTRL GENMASK(15, 0)
|
|
#define MT_RXD8_QOS_CTL GENMASK(31, 16)
|
|
|
|
#define MT_RXD9_HT_CONTROL GENMASK(31, 0)
|
|
|
|
enum tx_port_idx {
|
|
MT_TX_PORT_IDX_LMAC,
|
|
MT_TX_PORT_IDX_MCU
|
|
};
|
|
|
|
enum tx_mcu_port_q_idx {
|
|
MT_TX_MCU_PORT_RX_Q0 = 0x20,
|
|
MT_TX_MCU_PORT_RX_Q1,
|
|
MT_TX_MCU_PORT_RX_Q2,
|
|
MT_TX_MCU_PORT_RX_Q3,
|
|
MT_TX_MCU_PORT_RX_FWDL = 0x3e
|
|
};
|
|
|
|
#define MT_CT_INFO_APPLY_TXD BIT(0)
|
|
#define MT_CT_INFO_COPY_HOST_TXD_ALL BIT(1)
|
|
#define MT_CT_INFO_MGMT_FRAME BIT(2)
|
|
#define MT_CT_INFO_NONE_CIPHER_FRAME BIT(3)
|
|
#define MT_CT_INFO_HSR2_TX BIT(4)
|
|
#define MT_CT_INFO_FROM_HOST BIT(7)
|
|
|
|
#define MT_TXP_MAX_BUF_NUM 6
|
|
|
|
struct mt7915_txp {
|
|
__le16 flags;
|
|
__le16 token;
|
|
u8 bss_idx;
|
|
__le16 rept_wds_wcid;
|
|
u8 nbuf;
|
|
__le32 buf[MT_TXP_MAX_BUF_NUM];
|
|
__le16 len[MT_TXP_MAX_BUF_NUM];
|
|
} __packed __aligned(4);
|
|
|
|
struct mt7915_tx_free {
|
|
__le16 rx_byte_cnt;
|
|
__le16 ctrl;
|
|
__le32 txd;
|
|
__le32 info[];
|
|
} __packed __aligned(4);
|
|
|
|
#define MT_TX_FREE_VER GENMASK(18, 16)
|
|
#define MT_TX_FREE_MSDU_CNT GENMASK(9, 0)
|
|
#define MT_TX_FREE_MSDU_CNT_V0 GENMASK(6, 0)
|
|
#define MT_TX_FREE_WLAN_ID GENMASK(23, 14)
|
|
#define MT_TX_FREE_LATENCY GENMASK(12, 0)
|
|
/* 0: success, others: dropped */
|
|
#define MT_TX_FREE_MSDU_ID GENMASK(30, 16)
|
|
#define MT_TX_FREE_PAIR BIT(31)
|
|
#define MT_TX_FREE_MPDU_HEADER BIT(30)
|
|
#define MT_TX_FREE_MSDU_ID_V3 GENMASK(14, 0)
|
|
|
|
/* will support this field in further revision */
|
|
#define MT_TX_FREE_RATE GENMASK(13, 0)
|
|
|
|
#define MT_TXS5_F0_FINAL_MPDU BIT(31)
|
|
#define MT_TXS5_F0_QOS BIT(30)
|
|
#define MT_TXS5_F0_TX_COUNT GENMASK(29, 25)
|
|
#define MT_TXS5_F0_FRONT_TIME GENMASK(24, 0)
|
|
#define MT_TXS5_F1_MPDU_TX_COUNT GENMASK(31, 24)
|
|
#define MT_TXS5_F1_MPDU_TX_BYTES GENMASK(23, 0)
|
|
|
|
#define MT_TXS6_F0_NOISE_3 GENMASK(31, 24)
|
|
#define MT_TXS6_F0_NOISE_2 GENMASK(23, 16)
|
|
#define MT_TXS6_F0_NOISE_1 GENMASK(15, 8)
|
|
#define MT_TXS6_F0_NOISE_0 GENMASK(7, 0)
|
|
#define MT_TXS6_F1_MPDU_FAIL_COUNT GENMASK(31, 24)
|
|
#define MT_TXS6_F1_MPDU_FAIL_BYTES GENMASK(23, 0)
|
|
|
|
#define MT_TXS7_F0_RCPI_3 GENMASK(31, 24)
|
|
#define MT_TXS7_F0_RCPI_2 GENMASK(23, 16)
|
|
#define MT_TXS7_F0_RCPI_1 GENMASK(15, 8)
|
|
#define MT_TXS7_F0_RCPI_0 GENMASK(7, 0)
|
|
#define MT_TXS7_F1_MPDU_RETRY_COUNT GENMASK(31, 24)
|
|
#define MT_TXS7_F1_MPDU_RETRY_BYTES GENMASK(23, 0)
|
|
|
|
struct mt7915_dfs_pulse {
|
|
u32 max_width; /* us */
|
|
int max_pwr; /* dbm */
|
|
int min_pwr; /* dbm */
|
|
u32 min_stgr_pri; /* us */
|
|
u32 max_stgr_pri; /* us */
|
|
u32 min_cr_pri; /* us */
|
|
u32 max_cr_pri; /* us */
|
|
};
|
|
|
|
struct mt7915_dfs_pattern {
|
|
u8 enb;
|
|
u8 stgr;
|
|
u8 min_crpn;
|
|
u8 max_crpn;
|
|
u8 min_crpr;
|
|
u8 min_pw;
|
|
u32 min_pri;
|
|
u32 max_pri;
|
|
u8 max_pw;
|
|
u8 min_crbn;
|
|
u8 max_crbn;
|
|
u8 min_stgpn;
|
|
u8 max_stgpn;
|
|
u8 min_stgpr;
|
|
u8 rsv[2];
|
|
u32 min_stgpr_diff;
|
|
} __packed;
|
|
|
|
struct mt7915_dfs_radar_spec {
|
|
struct mt7915_dfs_pulse pulse_th;
|
|
struct mt7915_dfs_pattern radar_pattern[16];
|
|
};
|
|
|
|
static inline struct mt7915_txp *
|
|
mt7915_txwi_to_txp(struct mt76_dev *dev, struct mt76_txwi_cache *t)
|
|
{
|
|
u8 *txwi;
|
|
|
|
if (!t)
|
|
return NULL;
|
|
|
|
txwi = mt76_get_txwi_ptr(dev, t);
|
|
|
|
return (struct mt7915_txp *)(txwi + MT_TXD_SIZE);
|
|
}
|
|
|
|
#endif
|