mirror of
https://github.com/outbackdingo/mt76.git
synced 2026-10-24 05:16:57 +00:00
Felix Fietkau
33f29d2345
MediaTek has asked to switch from the ISC license to BSD-3-Clause-Clear, in order to improve clarity and the legal integrity of the code. The BSD-3-Clause license includes the "no endorsement" clause, which is important for protecting the reputation of the original authors and contributors by preventing unauthorized use of their names for endorsement purposes. This clause is absent in the BSD-2-Clause license, which is more permissive but lacks this specific protection. This change also cleans up the license of some Kconfig/Makefile files, which were accidentally marked as GPL. The GPL 2.0 remains in use on mt76x0, as well as two source files in mt7615 for which the license situation still needs to be clarified. Signed-off-by: Felix Fietkau <[email protected]>
68 lines
1.6 KiB
C
68 lines
1.6 KiB
C
// SPDX-License-Identifier: BSD-3-Clause-Clear
|
|
|
|
#include "mt7603.h"
|
|
#include "../trace.h"
|
|
|
|
void mt7603_rx_poll_complete(struct mt76_dev *mdev, enum mt76_rxq_id q)
|
|
{
|
|
struct mt7603_dev *dev = container_of(mdev, struct mt7603_dev, mt76);
|
|
|
|
mt7603_irq_enable(dev, MT_INT_RX_DONE(q));
|
|
}
|
|
|
|
irqreturn_t mt7603_irq_handler(int irq, void *dev_instance)
|
|
{
|
|
struct mt7603_dev *dev = dev_instance;
|
|
u32 intr;
|
|
|
|
intr = mt76_rr(dev, MT_INT_SOURCE_CSR);
|
|
mt76_wr(dev, MT_INT_SOURCE_CSR, intr);
|
|
|
|
if (!test_bit(MT76_STATE_INITIALIZED, &dev->mphy.state))
|
|
return IRQ_NONE;
|
|
|
|
trace_dev_irq(&dev->mt76, intr, dev->mt76.mmio.irqmask);
|
|
|
|
intr &= dev->mt76.mmio.irqmask;
|
|
|
|
if (intr & MT_INT_MAC_IRQ3) {
|
|
u32 hwintr = mt76_rr(dev, MT_HW_INT_STATUS(3));
|
|
|
|
mt76_wr(dev, MT_HW_INT_STATUS(3), hwintr);
|
|
if (hwintr & MT_HW_INT3_PRE_TBTT0)
|
|
tasklet_schedule(&dev->mt76.pre_tbtt_tasklet);
|
|
|
|
if ((hwintr & MT_HW_INT3_TBTT0) && dev->mt76.csa_complete)
|
|
mt76_csa_finish(&dev->mt76);
|
|
}
|
|
|
|
if (intr & MT_INT_TX_DONE_ALL) {
|
|
mt7603_irq_disable(dev, MT_INT_TX_DONE_ALL);
|
|
napi_schedule(&dev->mt76.tx_napi);
|
|
}
|
|
|
|
if (intr & MT_INT_RX_DONE(0)) {
|
|
dev->rx_pse_check = 0;
|
|
mt7603_irq_disable(dev, MT_INT_RX_DONE(0));
|
|
napi_schedule(&dev->mt76.napi[0]);
|
|
}
|
|
|
|
if (intr & MT_INT_RX_DONE(1)) {
|
|
dev->rx_pse_check = 0;
|
|
mt7603_irq_disable(dev, MT_INT_RX_DONE(1));
|
|
napi_schedule(&dev->mt76.napi[1]);
|
|
}
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
u32 mt7603_reg_map(struct mt7603_dev *dev, u32 addr)
|
|
{
|
|
u32 base = addr & MT_MCU_PCIE_REMAP_2_BASE;
|
|
u32 offset = addr & MT_MCU_PCIE_REMAP_2_OFFSET;
|
|
|
|
dev->bus_ops->wr(&dev->mt76, MT_MCU_PCIE_REMAP_2, base);
|
|
|
|
return MT_PCIE_REMAP_BASE_2 + offset;
|
|
}
|